Title: Building a RISC-V CPU Core

Location: US

Company: The Linux Foundation

About this course:
Building a RISC-V CPU Core is designed for anyone with a technical inclination who is interested in learning more about hardware. Whether you are new to digital logic or are a seasoned veteran, students will take away new skills that can be applied immediately. No prior knowledge of digital logic design is required.
LFD111x is a crash course in digital logic design and basic CPU microarchitecture. Using the Makerchip online integrated development environment (IDE), you will implement everything from logic gates to a simple, but complete, RISC-V CPU core. You will be amazed by what you can do using freely-available online tools for open source development. You will familiarize yourself with a number of emerging technologies supporting an open-source hardware ecosystem, including RISC-V, Transaction-Level Verilog, and the online Makerchip IDE.
This course is a hands-on experience with RISC-V and modern circuit design tools. You will walk away with fundamental skills for a career in logic design, and you will position yourself on the forefront by learning to use the emerging Transaction-Level Verilog language extension (even if you don’t already know Verilog).

Digital logic design (combinational and sequential logic)

RISC-V (RV32I) instruction set architecture

Basic CPU microarchitecture

Transaction-Level Verilog basics

Makerchip online IDE

Create a RISC-V CPU with modern open source circuit design tools, methodologies, and microarchitecture, all from your browser.

Duration: 7 weeks

Skills:
- Circuit Design
- Digital Logic
- Emerging Technologies
- Integrated Development Environments
- Logic Synthesis
- Microarchitecture
- Open Source Development
- Reduced Instruction Set Computing
- Verilog

Curriculum:
- Digital logic design (combinational and sequential logic)
- RISC-V (RV32I) instruction set architecture
- Basic CPU microarchitecture
- Transaction-Level Verilog basics

- Makerchip online IDE